Key Words : video decoder, DVFS, prediction, energy consumption reduction, scheduling algorithm ABSTRACT Recently, intensive research has been performed for reducing video decoder energy consumption, especially based on DVFS (Dynamic Voltage and Frequency Scaling) technique. Our previous work [1] has proposed the optimal DVFS algorithm for energy reduction in video decoders. In spite of the mathematical optimality of the algorithm, the precondition of known frame decoding cycle/complexity limits its application to some realistic scenarios. This paper overcomes this limitation by frame data size-based estimation of frame decoding complexity. The proposed decoding complexity estimation method shows over 90% accuracy. And with this estimation method and buffer underflow margin of around 20% of frame size, almost same power consumption reduction performance as the optimal algorithm can be achieved.
되었다 [3] [4] [5] [6] [7] [8] [9] . 기존의 대부분의 연구, [4, [7] [8] [9] (using eqn. (1)) STEP 3. Calculate optimal freq. and the corresponding voltage.
(using modified algorithm below) STEP 4. Decode one frame: measure the decoding clock count and decoding time that frame, and the result buffer occupancy.
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